

II 21103
DK 199
12/16/01
PATENT APPLICATION

Atty. Docket No.: 8371-129

Serial No.: Not Yet Known

Applicant: **Apostolos VOUTSAS and Yukihiko NAKATA**

Filing Date: Not Yet Known

Group: Not Yet Known

2823

J1011 U.S. PTO
09/945063
08/31/01

**INFORMATION DISCLOSURE CITATION
FORM PTO-1449 (Modified)**

OTHER DOCUMENTS

Exam

Init Ref

G :

(Including Author, Title, Date, Pertinent Pages, Etc.)

Takashi Serakawa, Seiiti Shirai, Akio Okamoto and Shiro Suyama, *Low-Temperature Fabrication of High-Mobility Poly-Si TFT's For Large-Area LCS's*, 1998, IEEE Transactions of Electron Devices, Vol. 36, pp 1929-1933

G :

Shiro Suyama, Akio Okamoto and Tadashi Serikawa, *Electrical Characteristics of MOSFET's Utilizing Oxygen-Argon Sputter-Deposited Gate Oxide Films*, 1987, IEEE Transactions on Electron Devices, Vol. ED-34, No.10, pp 2124-2128

G :

T. Serikawa and A. Okamoto, *Properties of Magnetron-Sputtered Silicon Nitride Films*, 1984 J. Electrochem.Soc: Solid State Science and Technology, Vol. 131, No. 12, pp 2928-2933

G :

G.K. Giust, T.W. Sigmon, P.G. Carey, B. Weiss, G.A. Davis, *Low-Temperature Polysilicon Thin-Film Transistors Fabricated from Laser-Processed Sputtered-Silicon Films*, 1998 Electron Device Letters, Vol. 19, No. 9, pp343-344

G :

D.P. Gosain and S. Usui, *Poly-Si TFT Fabrication and Hydrogenation Using a Process Compatible With Plastic Substrates*, Electrochemical Society Proceedings Vol. 98-22, pp 174-184

G :

F. Okumura and K. Yuda, *High-Quality Low-Temperature Gate Oxide For Poly-Si TFT's*, Electrochemical Society Proceedings, Vol. 98-22, pp 133-142

G .
S./ Kawamura, T. Nishibe, N. Ibaraki, P-2: *Back-Channel Effects on
the Threshold Voltage of Low-Temperature Poly-Si TFTs with
 SiN_x/Si_2 Dual Under Layer*, 1999 SID 99 DIGEST, pp 456-459

Examiner: FOURSON

Date Considered: 2/22/03